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Abstract 
Given the critical role of motion estimation (ME) in a video coder, testing such a module is of priority concern. 
While focusing on the testing of ME in a video coding system, this work presents  an  error  detection  and data 
recovery  (EDDR)  design, based on the residue-and-quotient (RQ) code, to embed into ME for video coding 
testing applications.  An error in processing elements  (PEs),  i.e.  key  components  of  a  ME, can  be  detected 
and  recovered  effectively  by  using  the  proposed  EDDR  design.  Experimental  results  indicate  that  the 
proposed EDDR design for ME testing can detect errors and recover data with an acceptable area overhead and 
timing penalty.  Importantly,  the proposed EDDR design performs satisfactorily in terms of throughput and 
reliability for ME testing applications. 
Index  Terms — Area  overhead, data  recovery,  error detection, motion  estimation, reliability,  residue-and-
quotient (RQ) code. 
 
I.  INTRODUCTION 
ADVANCES  in  semiconductors,  digital 
signal  processing,  and  communication  technologies 
have  made  multimedia  applications  more  flexible 
and  reliable.  A  good  example is the  H.264  video 
standard,  also  known  as  MPEG-4  Part  10 
Advanced Video Coding, which is  widely regarded 
as  the  next  generation  video  compression  standard 
[1],  [2].  Video compression  is necessary in a  wide 
range of applications to reduce the total data amount 
required  for  transmitting  or  storing  video  data. 
Among  the  coding  systems,  a  ME  is  of  priority 
concern  in  exploiting  the  temporal  redundancy 
between suc- cessive frames, yet also the most time 
consuming  aspect  of  coding.  Additionally,  while 
performing  up  to  60%–90%  of  the  computations 
encountered  in  the  entire  coding  system,  a  ME is 
widely  regarded  as  the  most  computationally 
intensive of a video coding system [3]. 
A ME generally consists of PEs with a size of 
4    4. However, accelerating the computation speed 
depends  on  a  large  PE  array,  especially  in  high-
resolution devices with a large search range such as 
HDTV [4]. Additionally, the visual quality and peak 
signal-to-noise ratio (PSNR) at a given bit rate are 
influenced  if  an  error  occurred  in  ME  process.  A 
testable  design  is  thus  in-  creasingly  important  to 
ensure  the  reliability  of  numerous  PEs  in  a  ME. 
Moreover,  although  the  advance  of  VLSI 
technologies  facilitate  the  integration  of  a  large 
number of PEs of a ME into a chip, the logic-per-pin 
ratio  is  subsequently  increased,  thus  de-  creasing 
significantly the  efficiency of  logic  testing  on  the 
chip.  As  a  commercial  chip,  it  is  absolutely 
necessary  for  the  ME  to  introduce  design  for 
testability (DFT) [5]–[7]. DFT focuses on increasing 
the ease of device testing, thus guaranteeing high re- 
liability  of  a  system.  DFT  methods  rely  on 
reconfiguration  of  a  circuit  under  test  (CUT)  to 
improve  testability.  While  DFT  ap-  proaches 
enhance the testability of circuits, advances in sub-
mi- cron  technology and  resulting  increases in  the 
complexity  of electronic circuits and systems have 
meant  that  built-in  self-test  (BIST)  schemes  have 
rapidly  become  necessary  in  the  digital  world. 
BIST  for  the  ME  does  not  expensive  test 
equipment, ul- timately lowering test costs [8]–[10]. 
Moreover, BIST can gen- erate test simulations and 
analyze  test  responses  without  outside  support, 
subsequently streamlining the testing and diagnosis 
of digital  systems. However, increasingly complex 
density of cir- cuitry requires that the built-in testing 
approach not only detect faults but also specify their 
locations  for  error  correcting.  Thus,  extended 
schemes  of  BIST  referred  to  as  built-in  self-
diagnosis [11] and built-in self-correction [12]–[14] 
have been developed recently. 
While  the  extended  BIST  schemes 
generally focus on memory circuit,  testing-related 
issues  of  video  coding  have  been  seldom 
addressed.  Thus,  exploring  the  feasibility  of  an 
embedded  testing  approach  to  detect  errors  and 
recover  data of  a  ME  is  of  worthwhile  interest. 
Additionally, the reliability issue of numerous PEs 
in  a  ME  can  be  improved  by  enhancing  the 
capabilities  of  concurrent  error  detection  (CED) 
[15],  [16].  The  CED  approach  can  detect  errors 
through  conflicting  and  undesired  results 
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generated  from  operations  on  the  same operands. 
CED  can  also  test  the  circuit  at  full  operating 
speed without interrupting a system. Thus, based on 
the  CED  concept,  this  work  develops  a  novel 
EDDR  architecture  based  on  the  RQ  code  to 
detect  errors  and  recovery  data  in  PEs  of  a  ME 
and,  in  doing  so,  further  guarantee  the  excellent 
reliability  for  video  coding  testing  applications. 
The  rest  of  this  paper  is  organized  as  follows. 
Section  II  describes  the  mathematical  model  of 
RQ  code  and  the  corresponding circuit  design  of 
the RQ  code  generator  (RQCG).  Section  III  then 
introduces  the proposed  EDDR  architecture,  fault 
model  definition,  and  test method.  Next,  Section 
IV  evaluates  the  performance  in  area overhead, 
timing penalty, through put and reliability analysis 
to  demonstrate  the  feasibility  of  the  proposed 
EDDR  architecture  for  ME  testing  applications. 
Conclusions are finally drawn in Section V. 
 
II.  Rq Code Generation 
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III. Proposed Eddr Architecture 
Design 
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E.  Overall Test Strategy 
 
 
IV. RESULTS AND DISCUSSION 
Extensive verification of the circuit design is 
performed using the VHDL and then synthesized by 
the Synopsys Design Com- piler with TSMC 0.18-  m 
1P6M  CMOS  technology  to  demon-  strate  the 
feasibility of the proposed EDDR architecture design 
for ME testing applications. 
 
A.  Experimental Results 
 
 
 
 
Notably,  each  PE  of  a  ME  is  tested 
sequentially  in  the  proposed  EDDR  architecture. 
Thus,  if  the  proposed  EDDR  architecture  is 
embedded into a ME for testing, in which the entire 
timing penalty is equivalent to that for testing a single 
PE., i.e. approx- imately about 5.01% and 6.24% time 
penalty of the operations of error detection and data 
recovery, respectively. 
Notably,  the  operating  time  of  the  RQCG 
circuit can be ne- glected to evaluate  because 
TCG  covers  the  operating  time  of  RQCG. 
Additionally, the error-free/errancy signal from EDC 
is generated after 1022.58 ns (1016.56  6.02). 
Thus, the error-free data is selected directly from the 
tested object  because  the  operating time  of  the 
tested object  is  faster  than  the  results  of  data 
recovery from DRC. 
 
B.  Performance Discussion 
The TCG component plays a major role in 
the  pro-  posed  EDDR  architecture  to  detect  errors 
and recover data. Additionally, the number of TCGs 
significantly  influences  the  circuit  performance  in 
terms of area overhead and throughput. Figs. 7 and 8 
illustrate the relations between the number of TCGs, 
area  overhead  and  throughput.  The  area  overhead 
is  less  than  2%  if  only  one  TCG  is  used  to 
execute;  however,  at  this  time,  the  throughput  is 
extremely  small.  Notably,  the  throughput  of  a  ME 
without embedding the proposed EDDR architecture 
is about 25 800 kMB/s. Fig. 8 clearly indicates that the 
throughput is around 25 000 kMB/s, if the proposed 
EDDR architecture with 16 TCGs is embedded into a 
ME  for  testing.  Thus,  to  maintain  the  same 
throughput  as  much  as  possible, 16 TCGs must be 
adopted in the proposed EDDR architecture for a ME 
testing  applications.  Although  the  area  overhead  is 
increased  if  16  TCGs  used  (see  Fig.  7),  the  area D. Kranthi Kumar et al Int. Journal of Engineering Research and Applications             www.ijera.com 
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overhead  is  only  about  5.13%,  i.e.  an  acceptable 
design for circuit testing. 
This  work  also  addresses  reliability-related 
issues to demon- strate the feasibility of the proposed 
EDDR architecture. Relia- bility is the probability that 
a  component  or  a  system  performs  its  required 
function  under  different  operating  conditions  en- 
countered for a certain time period [24]. The constant 
failure- rate reliability model 
 
 
Fig. 7.   Relation between TCG and area overhead. 
 
 
Fig. 8. Relation between TCG and throughput. 
 
 
Fig. 9.   Failure-rate and reliability analysis. 
 
is  used  to  estimate  the  reliability  of  the  proposed 
EDDR  archi-  tecture  for  ME  testing  applications, 
where   denotes the failure- rate;   represents the 
base failure-rate of MOS digital logic;    refers  to 
Gate  count; 
(hermetic  package);  and    (ground  benign 
environment). 
The failure-rate   in (20) can be expressed 
as the ratio of the total number of failures to the total 
operating time, i.e. failure- rate in time (FIT), which 
represents  the  number  of  failures  per    device 
hours  of  accelerated stress  tests [25]. Notably, the 
total operating time, in   can be expressed as the 
year  of manufacturing.  Since the  proposed EDDR 
architecture is syn- thesized  by  using  TSMC  0.18   
m  1P6M  CMOS  technology, 1998 is given as the 
year  of  manufacturing  for  a  wide  variety  of 
components. Thus, is defined as 12 years, because 
the  year of  manufacturing  is  1998.  Fig.  9  clearly 
indicates that the low failure-rate and high reliability 
levels  can  be  obtained  if  the  pro-  posed  EDDR 
architecture  is  embedded  into  a  ME  for  testing 
applications. 
 
V.  CONCLUSION 
This work presents an EDDR architecture 
for detecting the errors and recovering the data of 
PEs in a ME. Based on the RQ code, a RQCG-based 
TCG  design  is  developed  to  generate  the 
corresponding  test  codes  to  detect  errors  and 
recover  data.  The  proposed  EDDR  architecture  is 
also implemented by using VHDL and synthesized 
by the Synopsys Design Compiler with TSMC 0.18-  
m  1P6M  CMOS  technology.  Experimental  results 
indicate  that  that the  proposed EDDR architecture 
can effectively detect errors and recover data in PEs 
of a ME with reason- able area overhead and only a 
slight time penalty. Throughput and reliability issues 
are also discussed to demonstrate the satis-  factory 
performance  of  the  proposed  EDDR  architecture 
design for ME testing applications. 
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